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Abstract 
Anodic oxide films were formed on comparatively small area of silicon substrates. Constant current mode 
of anodization has been used for oxidation， but during oxidation processes， the current density has been 
changed to go through one or more stepped transitions either step.up or step-down before the completion of 
the processes. This modified mode of constant current anodization showed to be effective in reducing the 
interfac巴statedensity of a silicon/silicon-oxide system 
Among the various stepped transitions in the modified mode of constant current anodization， step-down 
transition of current density was found to be optimum in reducing the interface-state density. The structure 
and composition of Si02/Si interface regions for both large-area oxide and narrow-area oxide were also 
lIlV巴stigatedby X -ray photoelectron spectroscopy (XPS). The composition of SiOjSi interface of narrow-
area oxide show巴dles stoichiometry than that of large-area oxide. 
INTRODUCTION 
The characteristics of commercially available Si devices are very affected by the quality 
of oxide. To make a good quality oxide， several methods of oxide formation techniques 
have been developed in the past years. They are vapor phase reactionl)， plasma 
anodization2)， wet electrochemical anodization3l， and thermal oxidation in both dry and wet 
oxygen environments4). Among these techniques， thermal oxidation process is the most 
commonly used technique and the key process to grow silicon dioxide layer， but the develop 
ment of the other processes of oxidation equally acceptable and applicable has been stil in 
progress. 
Anodic oxidation often termed as anodization， isone of those processes of which the 
detailed mechanism is not well understood at present time. In anodic oxidation， there are 
two types of process which are the oxidation of the surface of silicon electrode in a liquid 
*孔1uroranInstitute of Technology 
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electrolyte and in gaseous plasma. The major advantages5) of anodically grown oxide films 
of silicon are: since the anodization is carried out at room temperature there is no impurity 
redistribution at the silicon surface as there is in thermal oxidation， the implementation of 
the equipment for oxidation process is easy and low in cost and the oxide thickness control 
is very precise. Conventional system for forming thermal Si02 is complicate and expensive 
compared to anodic oxidation system. 
With the progress of compound semiconductor 1C's and amorphous semiconductor elec-
tronic devices， oxide films grown at low temperature have been in demand recently6). For 
integrated circuits using MOS field effect transistor (MOSFET) as the active element， the 
behavior of some charges in the MOS system have caused the new important problems. 
From the point of view of realistic manufacturing conditions， acceptable densities of above 
mentioned charges are of the order of 1010 charges/cm2 7). To analyze the electrical prop-
erties of a Si-Si02 systems， itneeds to know precisely that the various charges and traps 
present in the oxide as well as in Si-Si02 interfacial region. There are four basic types of 
traps and charges: mobile 10nic charge (Qm)， fixed oxide charge (Qf)， oxide trapped charge 
(Qot) and interface trapped charge (Qlt). 1nterface trap charge (Qlt 7)， which are charges 
located at the Si-Si02 interface with energy states in the silicon-forbidden bandgap， can 
exchange charges with silicon. If these states are not exist in near interfacial region， the Si 
device characteristics approach to their ideal ones. 
As in thermal oxide， the interface states in anodically grown silicon oxide are relevant to 
the inherent electrical active centers which originate from a variety of effects and treatments 
in fabrication processes. Since anodic oxidation is performed at room temperature the 
effect of oxidation temperature is negligible. Whereas for the case of thermal oxidation it 
acts as a dominant factor in creating the so called detrimental traps. 1n anodic oxidation， 
the different interface states due to the contaminations incorporated and having energy state 
in silicon forbidden band from in thermal oxidation may appear. Precise knowledge of and 
researches on anodic oxidation mechanism are stil insufficient but this anodic oxide growing 
process has certain advantages over that of widely accepted t 
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the result that for a small-dimensional oxide， interface state density Nit， derceases with 
increasing the current density of anodization. 
The constant current mode anodic oxidation was carried out to set experimental parame-
ters to be optimum in reducing Ni[ for small-dimensional oxide formation. For a large sized 
anodic oxide formation， however， the effect of changing the current density exhibit an inverse 
relationsship between current density and Ni[ with respect to that for a small-dimensional 
oxide formation. The term small-dimension is used to refer a Si substrate which had a 
surface area in the millimeter square (< 1 mm2) range. The formation of anodic oxide on 
narrow-area silicon substrate has been done through window to be opened in the thermal 
oxide by photolithographic technique. 
2 EXPERIMENT AL 
Boron doped， prepolished p-type (111) Si wafers with resistivity of 1O~20 or 25~50n一cm
were used. A verage resistivity of the Si wafer was measured by using the four-point probe 
technique9l. The Si wafer was cut into 1.5 by 1.5 cm square chips and the chips were rinsed 
in deionized water， inmethyl alcohol and in trichlroethylene solution prior to acid etching8l. 
The etching treatment has been done to make the surface of the samples flat and in mirror 
like. The samples were also immersed in aqua regia to make in surface free from metal 
contamination. The samples were finally submerged in diluted hydrofluoric acid (DHF) just 
before placing them in thermal oxidation furnace. 
羽Tet thermal oxidation was adopted in growing the field oxide. The field oxide acts as a 
mask during the anodization of the small area Si substrates. Thermal oxidation was carried 
out in a atmosphere constituted with a combination of water vapor and oxygen. It was a 
constant temperature process and the temperature was kept at 1060 oC for two and a half 
hour. Since the area of Si substrate which will be anodized is limited in size， to ensure an 
uninterrupted oxide growth aluminum is evaporated on its back surface before anodization. 
Al evaporation was done at a vacuum of less than 6.75 x 10-4 Pa. Windows of small dimen-
sion (1.5 by 0.5 mm square) were photolithographically constructed through the field oxide. 
The electrolyte chosen was 0.04 M solution of KN03 in ethylene glycol. Fresh electrolyte 
was used for every anodization， since it is known that the aforementioned electrolyte is 
hygroscopic and water content in the electrolyte influences the oxidation10l • N 0 attempt was 
made in stop this absorption of water because it was assured by Revesz11l that the effect of 
this absorption on the anodization efficiency is negligible. The anodization was performed 
17 
Shigeru NOMURA， Toshiaki ENDOH， Hisashi HUKUDA and Abu Hena Mostafa KAMAL 
at room temperature. Current densities were varied from 3 to 30 mA/cm2 during oxidation. 
Forming voltage of the anodization was usually terminated at 100 volt but except in one 
occasion where it was 60 volt. Current density was changed on the way of oxidation process 
to improve the electrical properties. The thickness of the oxide film was measured by using 
an ellipsometer. MOS structures were formed by evaporating 99.999 percent pure aluminum 
for the gate electrode with a diameter 400μm. 
Fugure 1 shows the fabrication steps of MOS 
capacitor with small-area anodic oxide. This 
device was used for evaluating the恥10SC-V char-
acteristics. The interface state density was mea-
sured by the Terman methodl2l， where the measure-
ment frequency was 1 MHz and the applied gate 
voltage ranged from -25 to +5 volt. 
The composition analysis of Si02/Si interface 
was done by X -ray photoelectron spectroscopy 
(XPS). The emission current and source power 
were 25 mA and 265 watt respectively. Experimen-
tal vacuum was maintained at the order of 10-10 
Torr. XPS survey was carried out with voltage of 
electron multiplier set at 2300 V and with a pass 
energy of 100 eV. During multiplex， voltage of 
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electron multiplier was adjusted at 2400 V and al Figure 1 Fabrication step of a MOS 
multiplexed spectra were taken at a pass enegy 50 
eV. 
3 RESULTS 
3.1 V-t curve 
capacitance. 
The relation between cel voltage and oxidation time observed during the various anodiza-
tion processes are shown in Figs. 2~4. Figure 2 shows two of the cases where constant 
current density was changed from 3 mA/cm2 to 6 mA/cm2 at forming voltages of 10 V and 20 
V respectively and the oxidation was terminated at 100 V of forming voltage. The lower 
part of each curve is nonlinear up to certain point but beyond this， each attains linearity 
according to the relation 
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(1) V(t) =rt+d。
The grown rate r， isa function 
⑤ 
where do isthe initial cel voltage; about 3 V inthis case. 
V(t) is the forming voltage. 
oxidation area 
=1.5 mmxO.5mm 
Curent density 
@3→ 6 rnA/cm2 at VFT=lOV. V戸lOOV
⑤3→ 6 rnA/cm2 at VFT=20V. VF=lOOV 
of current density. 
100 
50 
????『?
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〉」」??〕
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OXIDATION T1ME 
Figure 2 Cel voltage versus anodization time for two cases of 
small-area constant current anodization. 
Where solid line was drawn for anodization Next two cases are illustrated in Fig.3. 
carried out by a 6 mA/cm2 current density and dashed line represents a multi-step constant 
current oxidation current density of which had gone through an arbitrary step-up transition. 
The step-down transition of current density was involved in a oxidation the cel voltage vs. 
In al the above five cases of oxide formation time relation of which is represented in Fig. 4. 
no considerable irregularities were found and the oxide grown can be regarded as steady and 
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Figure 4 Cell voltage versus oxidation time of a constant anodiza 
tion. Current density was stepped down during anodiza-
tion 
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3.2 Normalized Capacitance vs. Gate Bias 
Three of the results are shown in Fig. 5 where ideal curve represents an N1t =0 situation. 
The experimental curve was found to have stretched out along the gate bias axis. Figure 5 
illustrates the relation between normalized capacitance and gate bias for the case the current 
density of which was changed at three steps on the way to completing anodization. At every 
transition the current was adjusted to a higher value and is， therefore， termed as step-up 
transition. Figure 5 also exhibits the same relation for a sample which was anodized by a 
single step-down transition of current density. The symbol V FT was used to denote the 
forming voltage at which the current den. 
sity was altered. V F is the final forming 
voltage. A comparison between step-up 
and step-down transition shows that exper-
imental curve involving step-up transition 
(3→6→10→30 mA/cm2 at VFT=10 V， 30 
V and 60 V) was stretched more along the 
gate bias than that involving step-down 
transition (6→ 3 mA/cm2 at VFT=30 V). 
The experimental curve approached to be 
an ideal one， i. e.， the practical curve is less 
stretched after annealing treatment and 
this case is also shown in Fig. 5. 
Surface-state density Nit. as a function of Si bandgap energy was calculated using the 
following relation7) 
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Figure 5 Capacitance stretch-out along the voltage 
axis due to interface trapped charges. 
NIt =Cox/q[ (d'l'5/dV G)一l_l]-CS/q cm-2eV-1 (2) 
where Cox and Cs are oxide capacitance and silicon surface capacitance per unit area respec-
tively， q isthe electronic charge and d'l' 5/ dV G isthe silicon band bending per unit of gate bias. 
The surface state density along the band gap of silicon for a small-dimensional oxide is 
shown in Fig. 6. It was found that the surface state density decreases with increasing 
current density. This phenomenon is not in agreement with the NIt vs. energy relationship of 
a comparably large sized oxide because for the case of a large sized oxide， Nit decreases with 
decreasing current density13l. For al samples， anodic oxidation area was same and had a 
value of 1.5 by 0.5 mm square， and each film was divided equally into three parts to get 0.4 
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Though the variation in the by 0.4 mm square areas on which C-V measurement was made. 
distribution of N!t over the silicon bandgap due to three different location of C-V measure-
oxidation area 
=1.5 mmxO.5mm 
Current density 
06 mA/cm2 
ム 10mA/cm2 
口30mA/cm2 
口
1014 
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〈
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negligible， almost was ment 
curves having lowest midgap Nit 
were plotted in all cases for com-
VFT figures， all ?
??panson. 
denotes the forming voltage at the 
time of transition of current den 
sity. 
From the results， shown in Fig. 
7， itcould be summarized that 
step-up transition of constant cur-
MIDGAP rent density for small-dimension 
1012 
0.1 
effect， some had oxide anodic 0.8 0.7 0.3 0.4 0.5 0.6 
ENERGY， E-E， (eV) 
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though trivial， in minimizing the 
Figure 6 Distribution of interface states over the silicon 
bandgap in anodically oxidized silicon. 
traps. Si-SiOx interface 
Although the anodization process 
oxidation area 
=1.5 mmxO.5mm 
Current densi ty 
06 mA/cm2 ・3→ 10mA/cm2 at V円二20V
企 3→6mA/cm2 at V円二10V
66→ 3 mA/cm2 at V FTニ30V，VF=60V 
1014 
〉
ω 
N 
E 
U 
“ f
〉
ド
的
Z 
~ 10日
u.l 
ト4
〈
ト4
rn 
凶
仁J
〈
出
u.l 
トz 
which involved a 3→ 10 mA/cm2 
intermediate transition of current 
density was effective in minimiz司
ing the midgap interface states 
considerably， itcould not decrease 
near 
also 
states positioned 
7 Figure edges. 
interface 
band 
inc1udes the characteristics of the 
case in which the oxide film was 
grown via an intermediate step 
down transition of current density. 
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Figure 7 Change in the distribution of interface states 
over the silicon bandgap due to different cases 
in constant current anodization. 
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It is obvious from Fig. 8 that this case of multi-step transition of VF1ニ 10，30 and 60 V). 
current density could not reduce interface states at all. 
Table 1 summarizes the midgap 
N itS obtained for oxide samples 
formed by modified modes of con-
stant current anodization， and this 
shows that single step-up or step-
down transition of current density 
Midgap 
N itcan be considered as a repre-
sentative value since the U-shaped 
curves appeared in Figs. 6， 7 and 8 
1014 
( 
〉
" 
N 
E 
にJ
) 
】
Z 
〉
ド
】
仁丹
Z 
1!S1O日
μj 
H 
〈
H 
</l 
はAu 
〈u. p，: 
弘』
ト
Z -
oxidation area 
=1.5 mmxO.5mm 
Curent density 
3→6→10→ 30 mA/cm' 
at VトT=1O.30， 60V， Vr=100V 
???
? ?
N itto decrease. caused 
、空ラ
vary smoothly throughout the ban-
A comparison of bandgap dgap. 0.7 
MIDGAP 
1 
0.3 0.4 0.5 0.6 
ENERGY， E-E， (eV) 
1012 
0.1 
interface-state density， for al the 
cases illustrated in Fig. 7， shows 
0.8 0.2 
Figure 8 Variation in interface states with the location 
of C-V measurement 
that the effect of step-down tran-
sition on the interface was superior than that of step-up transition in minimizing interface-
state density. 
Midgap interfacεstate d巴nsityNit for various modes of transition 
of current density 
Table 1 
midgap Nit 
(cm-2 ev-1) 
forming volt 
VF， volt 
type of 
transition 
6 
3→6 atVFT=10V 
3→10 at V円二20V
3→6→10→30 at 
VFT=10， 60， 60V 
6→3 atVFT二 30V
no transition 
step-up (once) 
step-up (once) 
multi-step 
4.2 x1012 
3.2 x1012 
1. 63 X 1012 
3.7 x1012 
100 
100 
100 
100 
current density 
mA/cm2 
step-down (once) 1. 7 X l(Jl2 60 
As it has already So step-down transition is a case which requires critical interpretation. 
been mentioned that an intermediate step-up transition of 3→ 6 mA/cm2 acted favorably to 
reduce interface states so it can be speculated that the transitions 6→ 10 mA/cm2 and 10→ 
30 mA/cm2 had litle effect on Nit or had acted detrimentally on the Si-SiOx interface. 
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3圃3Composition of Si02/Si Interface 
The 0 ls spectra of 50 and 30 A thick oxides are shown in Fig. 9 and Fig. 10. Each of 
these spectra was separated into two component spectra using least square method with the 
following assumptions: (1) each spectra comprises of two 0 ls spectra， one of which is a 
contribution from SiOz and other one is from Cu20， (2)0 ls peak position of CU20 is at about 
530.4 eV and that of Si02 isat about 533 eV14l. 0 ls peak appeared from thinner oxide was 
found to shift at a lower binding energy and this result is consistent with that of other 
t.. ~_~15.16) researcners ヘ
Si 2p spectra of 80 A and 50 A thick oxide are shown in Figs. 11 and 12. In both of these 
cases Si 2p signal of silicon bulk is almost absent but the spectra of 50 A oxide showed a 
trace amount of Si 2p of silicon bulk. Si 2p spectra of the thinnest oxide appeared as shown 
in Fig. l3 where it was found that Si 2p of silicon bulk surpasses that of silicon oxide in 
intensity and prominence. Table I to V show different features associated with their 
corresponding spectra. Since analyzer pass energy was 50 eV， not 25 eV which is recom-
mended for a good resolution spectra， resulting Si 2p spectra was far from having a standard 
shape. 
This Si 2p spectra was compared with those of comparatively large-area oxide16l to verify 
the degree of reliability of large-area etch rate which was used during etching of small-area 
oxide. The Si 2p spectra resulted from about 30 and 14 A as-grown film of large-area 
anodic oxides are illustrated in Fig.14 and 15. A comparison of these three illustrations 
elucidates that the actual thickness， remained after the etching of a small-area oxide， was 
less than that had been assumed. So Si 2p spectra in Fig. l3 could have appeared from a 
oxide film thinner than 30 A. Though a poor S/N ratio did not allow an satisfactory 
separation of this spectra into its component， a somewhat separation was made to show that 
this spectra had contributions from intermediate oxides. In order to investigate the interme-
diate oxidation states， spectra in Fig. 13 are separated by the least square calculations in 
accordance with the following assumption: the intermediate oxidation states consist of three 
oxidation states， SizO， SiO， and Si203・ TableVI contains relevant informations of the 
different intermediate oxides and shows per centages of contributions of the intermediate 
oxides which add up to give the total amount of silicon present in the remaining oxide film. 
Si 2p spectra appeared from both small-dimension and large-dimension anodic oxide of 
about 30 A had been separated into their components in accordance with the valence state 
of Si in the intermediate silicon oxide. The contribution from each of these Si atom in the 
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Table 1. General features of the 0 ls spectra 
shown in Fig. 9 
Peak center 
eV 
533.647 
531.335 
10 
?
?
?
? ? ?
?
，?
??
』
??
〉 ???
?
??
o 
545 541 
Figure 9 XPS Is spectra is separated into its 
component spectrum. Sample was 
small~ar巴a Si anodic oxide film 
Table IV. General features of the XPS Si 2p 
spectra shown in Fig. 1 
10 
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?
?
? ?
』? ? ? ? ? ?
?
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?
?
Si2p 
about 80 A 
0 
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Table 11. Gen巴ralfeatures of the 0 ls spectra 
shown in Fig. 10 
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ん 30A
O 
545 541 537 533 529 525 
BINDING ENERGY(eV) 
Figure 10 XPS 0 Is spectra of the 30 A Si 
anodic oxide film 
Table V. General feature弓 ofthe XPS Si 2p 
spectra showアnin Fig.12 
Peak center 
eV 
104.75 
10 
92 
??
? ?
， ?
?
?』??』?????
?
? 」
? ?
Si2p 
e 
about 50A 
0 
1市2 104 100 96 
BINDING ENERGY{eV) 
Figure 12 XPS Si 2p spectra of the 50 A Si 
anodic oxide film 
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Table VI. General features of different oxides 
obtained from separation of the XPS 
Si 2p spectra into its component 
Peak Valence Peak center Height FWHM 
Area % 
no state eV arb. unit 
1 Si4+ 103.95 161 2.4 27.58 
2 Si3+ 103.05 20 1.6 2.24 
3 Si2+ 102.05 11 1. .6 1. 22 
4 Si1+ 101. 05 31 1.6 3.51 
5 SiO 99.75 575 1.6 65.45 
10 
81 Si2p 
?
? ?
，?
?
? ? ? 』
?
〉???
?
??
?
108 104 100 96 
BINDING ENERGY(eV) 
92 
Figure 13 XPS Si 2p spectrum appeared form 
the 30ASmall-area anodic oxide film. 
Table VII. General features of the XPS spectra 
shown in Fig. 14. 
Peak Valence Peak center Height FWHM 
Area % 
no state eV arb. unit 
1 Si4+ 103.36 2198 1.88 40.47 
2 Si3+ 102.32 502 1. 39 6.84 
3 Si2+ 101.16 245 1.26 3.04 
4 Si'+ 100.14 190 1.34 2.48 
5 SiO 99.12 3764 1.28 47.17 
???
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? ? ?
?
?
?
??
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?
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G "目 1関 m5 H'ld I田 1回"翁9d 92 ro 
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Figure 14 XPS Si 2p spectra of a comparatively 
large-area anodic oxide film [Ref. 28]. 
Table VIII. General features of th巴 XPSskectra shown in 
Fig.15 
Peap center Peak hight FWH孔f Area % 
1 103.38eV 1197.00 1. 90 18.29 
2 102.47 906.00 1.40 10.19 
3 101. 30 190.00 1.39 2.13 
4 100.31 584.00 1.30 6.08 
5 99.16 6299.00 
L一一一一一1.25 63.31 
??
?
?
??
??????
?
?
?
?
日
110 108 1あ 1刷 H12 ，朗 939492~
BINDING ENERGY(eV) 
Figure 15 XPS Si 2p spectra of a comparatively large-area anodic oxidation film 
26 
Anodic Oxidation of Narrow Region of Silicon Substrate 
intermediate oxidation states in the composite Si 2p spectra， shown， inFig. 14 and Fig. 15， are 
shown in Fig. 16 by bar diagram. It can be concluded that Si-Si02 interface of both small 
area and large-area anodic oxide are non-stoichiometric in nature and it is Si rich. 
4 DISCUSSION 
There have been three speculative models proposed to explain interface trap level distribu-
tion in thermal oxide quantitatively: the coulombic17)， bond1S•19l, and defect models. Accord 
ing to defect model， defects within or near the interfacial region may cause interface trap 
levels. This foregoing proposal has been made for Si thermal oxide and， therefore， could 
also stand valid for anodic oxide. 
Three different types of defect that could exist at or near the Si-Si02 interface and might 
produce interface traps are (1) excess silicon20) (trivalent silicon21))， (2) excess oxygen22) 
(nonbridging oxygen)， and (3) impurities23). Recently N anjo et a1.24) has analyzed anodic 
oxide film by XPS to study the chemical composition of the interface and they have 
suggested a silicon rich interface. Chemical bonds that compose the interface has been 
speculated20) to have relation with the stoichiometry of the interface. 
χ 
80 
60 
χ 
Si4+ 
80 
Si4+ 
60 
40 
Si2+ Si1+ Si3+ 
uj Si2+ Si3+ O 
(a) ( b)
Figure 16 Si atoms having different valence states in the composition of 
Si-Si02 interface oxide of about 3D A. (a) small-area anodic 
oxide， (b) large-area anodic oxide. 
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Anodic oxidation process for small-dimension Si might strongly affect the origins that are 
believed to induce interface states. Since al the sides of the small-dimdnsion film of anodic 
oxide layer were surrounded by thermal oxide， a distinct boundary between thermal oxide 
and anodic oxide could exist in a thermal oxide and anodic oxide. This difference in bond 
properties could create defects at the thermal-anodic oxide boundary and these defects in 
turn could cause a higher density of interface states at the thermal-anodic oxide boundary 
than that in the bulk of anodic oxide. It can be assumed that there could be two different 
mechanisms of anodic oxide formation in case of the small-dimension Si anodization: the 
first one of which could have dominated oxide formation at anodic-thermal oxide boundary 
according to the following relation as indicated in Fig. 16 
Vニ f1[Jib 0， t)， tJ (3) 
where the forming voltage V is assumed to be dependent of time， t and Ionic current density 
at the boundary， Jlb. Jlb is assumed to be a function of time， even at a constant current 
density， J.Anodic oxide formation in the region other than boundary can be related to the 
equation 
Vニf2[JiO 0， t)， J (4) 
where JIO' the anodic current density in the bulk of oxide， asshown in Fig. 17， isalso assumed 
to be a function of time and current density J. The formation of anodic oxide estimated by 
the forming voltage V was sure to have different growth rates for these two distinct regions， 
boundary and bulk， governed by equation 3 
and 4 respectively. This difference in 
anodization process at boundary and in 
bulk of oxide during the same oxidation 
process could be responsible to cause the 
relationship between interface-state den-
sity and current density in case or a small 
dimension anodic oxide to be reversed 
O.5'mfY'l 
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with respect to that of a comparatively 
large-dimension anodic oxide. It seems to 
be relevant here to mention that for the 
Figure 17 Proposed two regions gover 
ned by different anodic oxida-
tion mechanism. 
formation of large sized anodic oxide， ther-
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mal oxide is not required to form prior to the formation of anodic oxide. 
The result that for small-dimension silicon oxide， interface-state density decreases with 
increasing current density could be interpreted by putting forward a suggestion that with a 
smaller current density， the leakage current results due to the defect at the thermal-anooic 
oxide boundary could cause a greater ratio of impurity / oxidation species through the silicon 
substrate other than boundary. These impurities， one of which could be potassium， present 
in the electrolyte used for anodization， would in turn induce interface states throughout the 
oxide interface. It was shown in Fig. 7 that step-up and step-down transition of current 
density during any oxidation process influenced the interface state density. Some plausible 
arguments in favor of the above results could be derived from the V -t curves， shown in Figs. 
2 and 4， for three anodization processes. Each time a step-up or step-down transition had 
been brought about， the forming voltage built up across the oxide showed a sudden change 
of 2→5 volt in forming voltage just after the transition 
If ohmic law were satisfied， then for a constant conductivity， an increase in current density， 
]， from 3 to 6 mA/cm2 could establish a forming voltage two times in value to that of before 
transition if the oxide thickness before the transition and just after the transition were same. 
The transition point voltage， however， was observed to experience a change less than 15%. 
There must be， therefore， some other factors which could affect conductivity of the anodic 
oxidation species through the already formed oxide at the transition point. Since the bond 
angle of silicon.-oxygen is very soft and may be easily distorted at the interface25)， itis likely 
that these bonds could be affected by a change in electric field caused by the stepped 
transition of current density in an anodization process. The distortion or rearrangement of 
interface feature at any intermediate time during anodization could have left an interface 
which might have less traps than that in anodic oxide formed by a continuous anodization 
process. 
In the case of a multi-step anodization， the stepped transition of current densities during 
oxide growth process could not decrease interface state density. In this case， itcould be 
speculated that bond angles at the interface rearranged or distorted at the time of each 3→ 
6 mA/cm2， 6→10 mA/cm2 and 10→30 mA/cm2 transitions. These distortions would ulti-
mately， when the anodization was finally terminated， have left an interface having enough 
trivalent Si-Si， often termed as dangling bond， stretched Si-Si bonds and stretched Si-O 
bonds to induce interface states of energies in the silicon band gap. 
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5 CONCLUSION 
Interface states density， Nit， ina small-dimension film of silicon anodic oxide was found 
to have dependency on the current density of anodization process， N it， for a given small 
dimension oxide， 1.5 by 0.5 mm square in this study， showed a decrease with increasing 
current density. A considerable reduction in Nit occurred when， inthese modified modes， the 
anodization process was made to go through a step-up or step-down transition before its 
completion. Among various transitions of current density， single step-down transition was 
found to have acted most favorably to decrease interface states. In this study， constant 
current mode was adopted during anodization keeping in mind that if the quality of oxide， 
formed by constant current mode had shown any improvement， its quality would certainly be 
improved if constant current mode were followed by constant voltage mode in the same oxide 
growth process. Small-dimension film of silicon oxide formed by a combination of modified 
constant current mode and constant voltage mode， iftreated by low temperature annealing26) 
would have interface-state density of the order 1010 which could be as effective as thermal 
oxide at least from the view point of interface states. 
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